### 8088/86 Processor Timing

Dan Kohn Instructor University of Southern Mississippi

# System Clock 8088 8086 • Two Speeds available • Three Speeds - 5MHz (8088) • Three Speeds - 8MHz (8088-2) - 5MHz (8086) - 8MHz (8088-2) - 10MHz (8086-2)





## Bus Cycle

- Defines the basic operation that a microprocessor performs to communicate with external devices.
- For the 8088/86 these consist of
  - 4 clock periods
  - T1, T2, T3 and T4
  - Additional Idle and Wait States can also exists

### Timer States

• T1

- Address placed on bus
- ALE active
- T2
  - Change direction of Data bus for READ instructions

• T3-4

- Data transfer occurs

### Wait and Idle States

- Idle State
  - No bus activity required
  - 1 clock cycle
  - Occurs when instruction queue is full or the MPU does not need to read/write to memory
- Wait State
  - Triggered by events external to MPU
  - Buffer full will trigger a wait state
  - Triggered by READY pin
  - Inserted between T3 and T4



















# Read Input Cycle Section 8.18 (partial)



Read Input is similar to the Read Memory cycle except the IO/M line does not go low in T1 (indicating it is a IO function, not memory)